We have to think of some
An extracellular microelectrode typically senses activity from several units adjacent to its tip.
Spike sorting [5] applies classification techniques to assign spike waveforms of different shapes to different units. With on-chip spike sorting, the data bandwidth is reduced to 200Kbps (almost a hundred times) for the figures above, assuming a 32bit message generated for every spike.
Another reason for on-chip sorting is brought in [6] . In autonomous motor prosthetics, assuming that every spike coming from a certain electrode is generated by the same unit might prove not sufficiently accurate enough for movement trajectory calculations. [6] shows also that implementation of existing algorithms for on chip spike sorting is feasible in terms of power dissipation.
Motivation of this work
In a signal recorded by an extracellular microelectrode, neuronal firing activity occupies the 100-10.000Hz frequency band; its amplitude is typically lower than 500µV . The Local Field Potential (LFP) occupies the lower frequencies, below 100Hz, with amplitudes below 5mV. The signal-to-noise ratio of the combined signal is rather large: as the microelectrode noise [7] and background noise of cortical activity [8] are typically 5µV , it may reach 60dB.
Since the LFP must be filtered out prior to spike sorting, it is possible to block it right at the front-end [9] , by high-pass filtering below 100Hz. It was shown, however, that LFP carries important information [10] , [11] . Several front-end circuits pass the LFP band intact: [12] , [13] , [14] . They block the large input DC offsets, typical for neuronal signals, by high-pass filtering below 1Hz. As the entire combined signal is passed, the minimal required precision of subsequent data acquisition is 10 bit, defined by the signal SNR. The maximal gain is limited by the LFP magnitude and chip supply voltage. Since the firing activity (SPK) has ten timer lower magnitude than the LFP, it can be amplified only to one tenth of the output swing.
To overcome these limitations, we suggest splitting the signal into two bands after the first amplification stage. Thus, the LFP and SPK parts can be processed by separate channels, amplifying both to the full swing. Consequently, the system dynamic ange needs only be a 100, as determined by the SNR of the SPK signal. Thus, no more than seven bits data acquisition is required.
In this paper we present an integrated CMOS front-end for neuronal recordings from implanted electrodes capable of delivering both spike data and the local field potential from twelve truedifferential recording channels. The front-end is intended for further integration on a head-stage with an external wireless interface.
Following the overall system architecture along with some basic parameter constraints and the preamp circuit, the paper presents the measurement results of the fabricated test chip. The input signal is first cleared of the DC offsets by a single-pole input high-pass filter. The corner frequency should be of several Hertz, in order to pass the LFP part of the signal intact.
The resistors (8MΩ ) were placed on-chip, whereas the capacitors must be added extrnally. As the IC was intended to couple to 0.1-1MΩ electrodes, 8MΩ input resistance should not present too much of a load.
The first stage provides an amplification of 40dB to a single-ended output, which is band-split by a first-order RC filter into high frequency SPK (neuronal firing activity) and low frequency LFP parts. The splitter pole was roughly placed at 200Hz, by using a 5MΩ resistor (high-resistive poly) and 160pF (gate-oxide) capacitor.
The minimal gain to be provided by the first stage is determined by noise constraints as follows. RMS noise introduced by the resistor into the signal (at room temperature) is:
assuming the output LPF has a steep roll-off above f 0 =10kHz. The first stage gain is required to be well above 20dB in order to keep the input referred noise of the high splitter resistance below 3µV . First stage gain of 40dB was taken as a design goal.
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The low frequency LFP signal is amplified by a variable-gain amplifier (VGA) and buffered to chip outputs. The VGA provides digitally selectable gains of 2.5/5/7.5/10x. Thus, the maximum total gain of the LFP channel was designed to be 60dB.
The high frequency SPK signal is amplified by a factor of ten and by another VGA (to a total maximum of 80dB). Its upper corner frequency is limited by a second-order Bessel LPF, implemented (for the sake of simplicity) as a continuous time Sallen-Key RC biquad [16] . Resistors are implemented as serially-connected polysilicon segments, which can be selectively shortened by means of a three-bit controlling signal. Filter cutoff can be varied that way in the range of 8.5-13kHz.
Although successful implementation of a neuronal signal processing channel based on switched capacitor filter has been reported [9] , we have decided to design continuous-time analog circuits, to avoid contaminating the input with switching noise. Switched capacitor implementation for filters can provide for better time-constant accuracy and smaller area, neither of which was our main design goal.
DC offsets of both the SPK and LFP channels have to be compensated: LFP channel amplifies the input preamp offset (hundreds of µV , typically) by up to 60dB; unless compensated, it would limit the dynamic range severely or even saturate the VGA. SPK channel offset is determined by the offset of the x10 stage amplified by 40dB, as the DC part of the preamp output signal is cut off by the band splitter. Smaller than LFP, preamp offset is yet significant: the x10 stage has larger input offset compared to the preamp, since the latter uses very large input devices due to the noise requirements.
Offset compensation is carried out by two calibration DACs (one for LFP, one for SPK) applied to the last amplification stages (VGAs). The DACs are implemented as 5-stage R2R resistor ladders, having 400mV output swing. DAC values are stored in registers that can be individually accessed by the controller FSM through a common bus with five address/data bits and three control bits. The controller calibrates the outputs, one by one, upon de-assertion of the RST signal (Fig. 2) .
III. INPUT PREAMPLIFIER
The input preamplifier must provide a sufficiently high input impedance in order not to overload the high-impedance recording electrode. The noise level requirement is dictated by the inherent noise of the recording electrode and cortical background noise, both of which having magnitude of several µV . In addition, the preamp must have a flat frequency response starting from DC and use no switching circuits. A differential circuit addressing the above requirements is shown on 
where r m is the transresistance of M 1,2 . While r can be matched to R by using the same resistor types and employing appropriate layout techniques, there is no straightforward way of matching r to r m . The sensitivity to r m can be reduced by reducing the ratio r m /r, but there is a limit on how high r can be due to the noise requirements (some 10kΩ ) and reducing r m means more power.
Instead, we match r to r m by appropriately controlling the bias currents through M 1,2 . M 1,2 are operated in the subthreshold region (the smallest r m for a given I d ) so that r m is inversely proportional to I d :
I d is given by:
thus we can write the gain as: We match r b to r and keep V gs3 much lower than V dd . Since the ratio of V th and V dd is small, the above expression becomes weakly dependent on process parameter η and on V gs3 . The chip is expected to work in constant temperatures (subject body), thus the dependence on V th is not worrying. One sigma chip-to-chip channel gain variation of less than 2% was actually measured.
IV. MEASUREMENT RESULTS
The chip was fabricated using AMS 0.35µm quad-metal, double poly CMOS process with 3.3V power supply (Fig. 4) .
Ten fabricated chips were tested electrically. Some of the electrical test results are summarized in Tab. I. While most of the design goals were met, note that band splitter frequency is somewhat displaced. This is due to a failure in the band-splitter MOS capacitor biasing circuit.
The measured frequency response (magnitude) for SPK and LFP bands is shown in Fig. 5 (a) .
The frequency response is quite stable over all the measured chips. Fig. 5 (b) shows input-referred noise power spectral density (PSD) of several channels together with a simulated curve (solid line).
1/f noise dominates over the LFP band and thermal noise dominates the higher frequency SPK band. The increase at the high end is due to out of band components (i.e. above the output LPF cutoff). Power dissipation of 3mW per channel was measured. 
